5.6 Verification in the Studio

After modeling, the SEQ can be verified in the studio. A simulation mode shows states, active zones and messages live.

  • Are all states defined and in each state at least one S as operand.

  • Is the hardware and technology mapped and defined as a system with S, I or 0.

  • Buttons, texts, variables etc. are these according to the PTF

This allows the behavior to be formally checked before code is generated or hardware is connected.

Last updated

Was this helpful?